

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/089,312	06/02/1998	STEWART FINDLATER	CISCP035	2703
22434 75	10/28/2003	EXAMINER		
BEYER WEA	VER & THOMAS LLP	. ном, shick c		
P.O. BOX 778 BERKELEY, CA 94704-0778			ART UNIT	PAPER NUMBER
,	-		2666	3 4
			DATE MAILED: 10/29/2007	2

Please find below and/or attached an Office communication concerning this application or proceeding.

•		Application No.	Applicant(s)			
		09/089,312	FINDLATER ET AL.			
Office Action Summary		Examiner	Art Unit			
		Shick C Hom	2666			
	The MAILING DATE of this communication		th the correspondence address			
THE N - Exter after: - If the - If NO - Failur - Any re	PRIOD STATUTORY PERIOD FOR RIMALING DATE OF THIS COMMUNICATIONS of time may be available under the provisions of 37 CF SIX (6) MONTHS from the mailing date of this communication period for reply specified above is less than thirty (30) days, period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by seply received by the Office later than three months after the red patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, may a rn. a reply within the statutory minimum of thirt eriod will apply and will expire SIX (6) MON statute, cause the application to become AB	eply be timely filed y (30) days will be considered timely. THS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).			
1)🖂	Responsive to communication(s) filed on	07 July 2003 and 08 Septemb	<u>per 2003</u> .			
2a) <u></u> ☐	This action is FINAL . 2b)⊠	This action is non-final.				
3) Dispositi	Since this application is in condition for a closed in accordance with the practice ur on of Claims					
4)🖂	Claim(s) 1-20 is/are pending in the application	ation.				
4	4a) Of the above claim(s) <u>18</u> is/are withdra	wn from consideration.				
5)□	Claim(s) is/are allowed.					
6)⊠	Claim(s) <u>1-17,19 and 20</u> is/are rejected.					
7)	Claim(s) is/are objected to.					
8)□	Claim(s) are subject to restriction a	nd/or election requirement.				
Application	on Papers					
9)[] 7	he specification is objected to by the Exar	niner.				
10)□ 7	he drawing(s) filed on is/are: a)□ a	accepted or b) objected to by the	he Examiner.			
	Applicant may not request that any objection	- · ·	, ,			
11) 🗌 🏻	he proposed drawing correction filed on _	is: a) approved b) d	isapproved by the Examiner.			
	If approved, corrected drawings are required	in reply to this Office action.				
12)∐ Т	he oath or declaration is objected to by the	e Examiner.				
Priority u	nder 35 U.S.C. §§ 119 and 120					
13)	Acknowledgment is made of a claim for for	reign priority under 35 U.S.C. §	§ 119(a)-(d) or (f).			
a)[☐ All b)☐ Some * c)☐ None of:					
	1. Certified copies of the priority documents have been received.					
2. Certified copies of the priority documents have been received in Application No						
	 Copies of the certified copies of the application from the Internationa ee the attached detailed Office action for a 	l Bureau (PCT Rule 17.2(a)).	_			
14)∏ A	cknowledgment is made of a claim for dom	estic priority under 35 U.S.C.	§ 119(e) (to a provisional application).			
	☐ The translation of the foreign language cknowledgment is made of a claim for don	= · · ·				
Attachment	(s)					
2) Notice	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948 ation Disclosure Statement(s) (PTO-1449) Paper No) 5) Notice of I	Summary (PTO-413) Paper No(s) nformal Patent Application (PTO-152)			

Art Unit: 2666

DETAILED ACTION

Response to Arguments

 Applicant's arguments with respect to claims 1-17 and 19-20 have been considered but are moot in view of the new ground(s) of rejection.

Claim Objections

2. Claims 3 and 8 are objected to because of the following informalities: In claims 3 and 8 line 2, the words "a 4 bit segment" seem to refer back to "4 bit segment" recited in claims 2 and 7 line 2, respectively. If this is true, it is suggested changing "a 4 bit segment" to ---the 4 bit segment---.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the

Art Unit: 2666

United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

4. Claims 15-17 are rejected under 35 U.S.C. 102(e) as being anticipated by Muller et al. (6,044,087).

Regarding claims 15 and 16:

Muller et al. disclose the interface between a first media access control layer and a second media access control layer (col. 4 line 57 to col. 5 line 4), consisting essentially of: a common clock (col. 5 lines 5-43); a time-division multiplexed receive data line (col. 5 lines 5-24); a time-division multiplexed receive control line for transmitting different functional types of receive control signals including a receive data valid signal and a receive error signal (see Figs. 4a-b, and col. 6 lines 8-47); a time-division multiplexed transmit data line (col. 7 lines 18-37); a time-division multiplexed transmit control line for transmitting different functional types of transmit control signals including a transmit enable signal and a transmit error signal (see Figs. 3a-b, col. 5 line 53 to col. 6 line 7, and col. 6 lines 33-47).

Regarding claim 17:

Muller et al. disclose wherein said time-division multiplexed receive control line contains receive control

Art Unit: 2666

signals further comprising a carrier sense signal (col. 5 lines 25-43).

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary.

 Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Art Unit: 2666

7. Claims 1-10 and 19-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Muller et al. (6,044,087) in view of official notice as indicated below.

Regarding claim 1:

Muller et al. disclose the method of communicating between a media access control layer (MAC) and a physical layer (PHY) (col. 4 line 57 to col. 5 line 4), comprising: sending a first 100 MHz time-division multiplexed signal on a receive data line (although Muller et al. did not recite a 100 MHz signal, col. 1 lines 46-61 which recite signals transmitted in compliance with the IEEE 802.3 standard and official notice is taken that it is well known the IEEE 802.3 protocol suite, commonly known as Ethernet, has a 100 Mbps throughput); sending a plurality of time-division multiplexed receive control signals on a receive control line (col. 5 lines 5-24); sending a second 100 MHz time-division multiplexed signal on a transmit data line (see col. 7 lines 18-37 which recite signals transmitted in compliance with the IEEE 802.3 standard and official notice being taken that it is well known the IEEE 802.3 protocol suite, commonly known as Ethernet, has a 100 Mbps throughput); sending a plurality of time-division multiplexed transmit control signals on a transmit control line (col. 5 lines 5-24), wherein

Application/Control Number: 09/089,312

Art Unit: 2666

Page 6

the receive control signals include a receive data valid signal and a receive error signal (see Figs. 4a-b and col. 6 lines 8-47) and the transmit control signals include a transmit enable signal and a transmit error signal (see Figs. 3a-b, col. 5 line 53 to col. 6 line 7, and col. 6 lines 33-47).

Regarding claim 2:

Muller et al. disclose wherein the time-division
multiplexed receive control signals includes 4 bit segments
(although Muller et al. did not recite 4 bit segments, see col.
5 line 53 to col. 6 line 32 which recite transmitting and
receiving control signals having nibbles of data and official
notice is taken that it is well known nibbles are 4 bit
segments) and wherein each 4 bit segment includes a
synchronization bit (col. 5 lines 25-43).

Muller et al. disclose wherein the receive data line includes 4 bit segments (col. 5 line 53 to col. 6 line 32 which recite transmitting and receiving control signals having nibbles of data and official notice is taken that it is well known nibbles are 4 bit segments) and wherein the beginning of a 4 bit segment of the receive data line is determined by the synchronization bit (col. 5 lines 25-43).

Regarding claim 4:

Regarding claim 3:

Art Unit: 2666

Muller et al. disclose wherein the time-division multiplexed receive control signals includes 4 bit segments of the receive data line and wherein each 4 bit segment includes a receive data valid bit (col. 5 line 53 to col. 6 line 32, Figs. 4a-b, and col. 6 lines 8-47).

Regarding claim 5:

Muller et al. disclose wherein the time-division multiplexed receive control signals includes 4 bit segments and wherein each 4 bit segment includes a receive error bit (col. 5 line 53 to col. 6 line 32, Figs. 4a-b, and col. 6 lines 8-47). Regarding claim 6:

Muller et al. disclose wherein the time-division multiplexed receive control signals includes 4 bit segments and wherein each 4 bit segment includes a carrier sense bit (col. 5 line 53 to col. 6 line 32, Figs. 4a-b, and col. 5 lines 25-43). Regarding claim 7:

Muller et al. disclose wherein the time-division multiplexed transmit control signals includes 4 bit segments of the transmit data line and wherein each 4 bit segment includes a synchronization bit (col. 5 line 53 to col. 6 line 32 and col. 5 lines 25-43).

Regarding claim 8:

Art Unit: 2666

Muller et al. disclose wherein the transmit data line includes 4 bit segments and wherein the beginning of a 4 bit segment of the transmit data line is determined by the synchronization bit (col. 5 line 53 to col. 6 line 32 and col. 5 lines 25-43).

Regarding claim 9:

Muller et al. disclose wherein the time-division
multiplexed transmit control signals includes 4 bit segments and
wherein each 4 bit segment includes a transmit enable bit (col.
5 line 53 to col. 6 line 32, Figs. 3a-b, col. 5 line 53 to col.
6 line 7, and col. 6 lines 33-47).

Regarding claim 10:

Muller et al. disclose wherein the time-division multiplexed transmit control signals includes 4 bit segments and wherein each 4 bit segment includes a transmit error bit (col. 5 line 53 to col. 6 line 32, Figs. 3a-b, col. 5 line 53 to col. 6 line 7, and col. 6 lines 33-47).

Regarding claims 19 and 20:

Muller et al. disclose wherein the receive control signals further include a synchronization (SYNC) signal and a carrier sense signal (col. 5 lines 25-43).

Page 9

Application/Control Number: 09/089,312

Art Unit: 2666

8. Claims 11-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Muller et al. (6,044,087) in view of Lese et al. (4,761,800).

For claims 11-12 Muller et al. disclose the method described in paragraph 7 of this office action. Muller et al. disclose all the subject matter of the claimed invention with the exception of indicating the speed of the PHY using the receive data line includes including an interface speed bit in a data segment when a receive control segment indicates no carrier sense, no receive data valid and no receive error as in claims 11-12.

Lese et al. from the same or similar fields of endeavor teach that it is known to provide the step of indicating the speed of the PHY using the receive data line includes including an interface speed bit in a data segment when a receive control segment indicates no carrier sense, no receive data valid and no receive error (col. 2 lines 16-44). Thus, it would have been obvious to the person having ordinary skill in the art at the time the invention was made to provide the step of indicating the speed of the PHY using the receive data line includes including an interface speed bit in a data segment when a receive control segment indicates no carrier sense, no receive

Art Unit: 2666

data valid and no receive error as taught by Lese et al. in the method of Muller et al. The motivation for providing the step of indicating the speed of the PHY using the receive data line includes including an interface speed bit in a data segment when a receive control segment indicates no carrier sense, no receive data valid and no receive error as taught by Lese et al. in the method of Muller et al. being that it provides an improved asynchronous interface for coupling data between devices to achieve proper data speed matching in the method of Muller et al.

9. Claims 13-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Muller et al. (6,044,087) in view of Chow et al. (6,169,742).

For claims 13-14 Muller et al. disclose the method described in paragraph 7 of this office action. Muller et al. disclose all the subject matter of the claimed invention with the exception of buffering data transmitted from the PHY to the MAC using an elasticity buffer that is at least 27 bits long as in claim 13 and buffering data transmitted from the PHY to the MAC using an elasticity buffer that long enough to buffer an

Art Unit: 2666

entire frame of data from a data source having a clock with a frequency tolerance of 0.1% as in claim 14.

Chow et al. from the same or similar fields of endeavor teach that it is known to provide the step of buffering data transmitted from the PHY to the MAC using an elasticity buffer that is at least 27 bits long (col. 6 lines 9-27) and that is long enough to buffer an entire frame of data from a data source having a clock with a frequency tolerance of 0.1% (see Fig. 3a and col. 6 lines 9-27). Thus, it would have been obvious to the person having ordinary skill in the art at the time the invention was made to provide the step of buffering data transmitted from the PHY to the MAC using an elasticity buffer that is at least 27 bits long and that is long enough to buffer an entire frame of data from a data source having a clock with a frequency tolerance of 0.1% as taught by Chow et al. in the method of Muller et al. The motivation for providing the step of buffering data transmitted from the PHY to the MAC using an elasticity buffer that is at least 27 bits long and that is long enough to buffer an entire frame of data from a data source having a clock with a frequency tolerance of 0.1% as taught by Chow et al. in the method of Muller et al. being that it provides a more robust method of sending and receiving data

Art Unit: 2666

packets and said more robust packet switching being desirable to achieve more efficient system operation in Muller et al.

Conclusion

10. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Beaudoin et al. disclose network address matching circuit and method.

11. Any response to this nonfinal action should be mailed to:

Commissioner of Patents and Trademarks Washington, D.C. 20231

or faxed to:

(703) 872-9314, (for Technology Center 2600 only)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington. VA., Sixth Floor (2600 Receptionist at (703) 305-4750).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shick Hom

Art Unit: 2666

whose telephone number is (703) 305-4742. The examiner's regular work schedule is Monday to Friday from 8:00 am to 5:30 pm EST and out of office on alternate Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Seema Rao, can be reached at (703) 308-5463.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Technology Center 2600 Customer Service Office whose telephone number is (703) 306-0377.

not daad Remaals vallaw

SH SH

October 14, 2003